
1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT
14
SSTE32882KA1
7314/8
THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE
SSTE32882KA1
1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT
COMMERCIAL TEMPERATURE RANGE
Parity, Low Power and Standby with QuadCS Mode Enabled
Inputs
Output
RESET
DCS[3:0]
CK1
1
It is illegal to hold both the CK and CK inputs at static logic high levels or static complementary logic levels (low
and high) when RESET is driven high.
CK1
Σ of A/C2
2
A/C = DA0..DA15, DBA0..DBA2, DRAS, DCAS, DWE. Inputs DCKE0, DCKE1, DODT0, DODT1, DCS0
and DCS1 are not included in this range. This column represents the sum of the number of A/C signals that are elec-
trically high.
PAR_IN3
3
PAR_IN arrivesone clock cycle afterdata to which it applies, ERROUT is issued three clock cycles after the fail-
ing data.
ERROUT4
4
This transition assumes ERROUT is high at the crossing of CK going high and CK going low. If ERROUT is
low, it stays latched low for exactly two clock cycles or until RESET is driven low.
HLXXX
XLXX
XXLX
XXXL
↑↓
Even
L
H
HLXXX
XLXX
XXLX
XXXL
↑↓
Odd
L
HLXXX
XLXX
XXLX
XXXL
↑↓
Even
H
L
HLXXX
XLXX
XXLX
XXXL
↑↓
Odd
H
HHHH
↑↓
XX
H5
5
Same three-cycle delay for ERROUT is valid for the de-select phase (see diagram)
H
XXXX
L or H
H or L
X
ERROUTn0
H
XXXX
L
X
H6
6
The system is not allowed to pull CK and CK low while ERROUT is asserted.
L
X or floating
X or floating X or floating X or floating X or floating
H